Fd Mos Soi Circuit to Improve the Threshold of Detection of a Co-integrated Amorphous Photodiode
نویسندگان
چکیده
Integration of amorphous diodes with a fully depleted silicon on isolator (FD SOI) MOSFET circuit is first presented in this paper. In addition we present a very simple circuit fabricated in SOI, which when integrated with an amorphous silicon photodiode significantly improves the detection of current variation through the diode, when it is illuminated. The circuit takes advantage of the better subthreshold characteristic of FD SOI MOSFET with respect to bulk devices. The use of one additional reference source voltage to adjust the operating point of the photodiode, allows to obtain a very significant increase in the ratio of the detected current when the diode is under illumination with respect to when it is not. This ratio is much higher than what can be obtained using a simple diode. Circuit solutions used to amplify the current when the diode is illuminated are usually more complicated and involve a capacitor or more transistors than the circuit we present. All the other properties of the photodetector, as its spectral characteristic and linear dependence of detection with light intensity are maintained. The circuit can also be used in conjunction with other circuits for further amplification and/or processing.
منابع مشابه
A Quantitative Drain Current Thermal Model for Thermal Gradient Correction in a Fully-depleted Soi Mos
1. Abstract The localized heating of semiconductor devices on an integrated circuit can cause pronounced change in the operating characteristics of the circuit. This work proposes a mathematical model to calculate the changes in the output parameters of a FD SOI MOS used in the integrated circuits. The device characteristics change due to non-linearity in operation of the high heat dissipating ...
متن کاملA 0.25- m, 600-MHz, 1.5-V, Fully Depleted SOI CMOS 64-Bit Microprocessor
A 0.25m, four-layer-metal, 1.5-V, 600-MHz, fully depleted (FD) silicon-on-insulator (SOI) CMOS 64-bit ALPHA1 microprocessor integrating 9.66 million transistors on a 209-mm silicon die has been developed leveraging the existing bulk design. FD-SOI technology is used because it has better immunity for dynamic leakage current than partially depleted SOI in highspeed dynamic circuits without body ...
متن کاملDevelopment of low power cryogenic readout integrated circuits using fully-depleted- silicon-on-insulator CMOS technology for far-infrared image sensors
We are developing low power cryogenic readout integrated circuits (ROICs) for large format far-infrared image sensors using fully-depleted-silicon-on-insulator (FD-SOI) CMOS technology. We have evaluated the characteristics of MOS FETs fabricated by the FD-SOI CMOS technology and have found that both p-ch and n-ch FETs show good static performance below the liquid helium temperature, where n-ch...
متن کاملOutput-Conductance Transition-Free Method for Improving Radio-Frequency Linearity of SOI MOSFET Circuits
In this article, a novel concept is introduced to improve the radio frequency (RF) linearity of partially-depleted (PD) silicon-on-insulator (SOI) MOSFET circuits. The transition due to the non-zero body resistance (RBody) in output conductance of PD SOI devices leads to linearity degradation. A relation for RBody is defined to eliminate the transition and a method to obtain transition-free c...
متن کاملThe Industry Standard of SOI Technology From Process To Circuit Simulation
SOI technology for state of the art CMOS technology is rapidly approaching maturity. PD-SOI device design has the advantage of easier manufacturing but requires more sophisticated device and circuit design to reduce the effects of the floating-body. FD-SOI device design potentially has the advantage of no floating-body effects but requires very thin silicon films making manufacturing more chall...
متن کامل